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Abstract— This paper investigates the rapid prototyping of a 
multiple input-multiple-output direct sequence-code division 
multiple access (MIMO DS-CDMA) system with rake receiver, 
implemented on a field programmable gate array (FPGA) based 
hardware platform. The hardware implementation is created 
using the Altera DSP builder– a MATLAB/Simulink based 
system-level design tool and the Stratix EP1S80 DSP 
development board from Altera. The hardware-in-the-loop (HIL) 
co-simulation and the Logic Analyzer are used with the physical 
FPGA board implementing the design to evaluate the system 
performance and to verify the functionality of the hardware 
implementation in the MATLAB/Simulink environment. Results 
show that, in general, the bit error rate (BER) of the hardware 
implementation fell within the confidence intervals of the 
simulated BER. 
 
Index Terms— Rapid prototyping, FPGA, Hardware-in-the-
loop, DS-CDMA, MIMO, Space-time coding, Rake receiver. 
 
I. INTRODUCTION 
 
Wireless standards are continuously evolving to support 
higher data rates by incorporating advanced baseband 
processing techniques such as multiple-input multiple-output 
(MIMO), space-time coding (STC), and adaptive modulation 
techniques. Thus, future wireless devices will need to support 
multiple air-interfaces and modulation formats as well as the 
capability to support a completely different standard.  
Software defined radio (SDR) is recognized as a key 
technology to enable such functionality by using a 
reconfigurable hardware platform based on Field-
programmable gate arrays (FPGAs). On the other hand, it is 
well known that the design and development of current 
wireless systems is characterized by very short production 
cycles and employ a multidisciplinary approach. To address 
these challenges, FPGA based rapid prototyping methodology 
that requires minimal FPGA design skills and a very basic 
knowledge of hardware description languages has received 
much attention from designers worldwide [1]-[5]. It allows 
communication designers to quickly verify the performance of 
their systems and test them in a real-time and under real world 
conditions. MATLAB/Simulink based design tools such as 
System Generator from Xilinx [6] and DSP Builder from 
Altera [7] are becoming very popular in achieving these tasks. 
In this paper, a MIMO DS-CDMA system with rake receiver 
[8] is implemented in FPGA using the Stratix EP1S80 DSP 
development board from Altera which is a powerful 
prototyping tool that provides a close integration with Matlab / 
Simulink and Altera’s DSP Builder [9]. MIMO technology 
constitutes a very important part in the implementation of 
modern broadband wireless communication systems. This 
technology is being utilized in new mobile and broadband 
wireless systems, including the 3G, 4G-LTE, and the new 4G-
LTE-Advanced systems, to greatly improve both spectral and 
power efficiency. It will also be supported in the new 
cognitive radio based 5G systems to make significantly better 
use of available spectrum via space division multiplexing 
access (SDMA). Various FPGA implementation approaches 
that enable the rapid prototyping of MIMO systems have been 
considered [10]-[12]. However, in most of the cases, the work 
described in such papers mainly focuses on partial FPGA 
implementations that lack real-time operation (operate in off-
line mode), assume perfect MIMO channel knowledge, or do 
not consider performance validation in presence of multipath 
MIMO channels. The implementation in this paper includes a 
space-time coded (STC) CDMA transmitter, a propagation 
channel, a channel estimator, a rake receiver, and an STC 
decoder, which is composed of a combiner and a maximum 
likelihood detector (MLD). Using DSP Builder, a design 
model of our system is created in the MATLAB/Simulink 
software to generate VHDL files for synthesis and 
compilation. The design is first verified in the Simulink 
environment then implemented in the EP1S80 FPGA 
development board using the hardware in the loop (HIL) co-
simulation concept. The advantage of using this system-level 
approach is the possibility to test and integrate our hardware 
implementation within the simulation environment in the form 
of a Simulink block allowing us to test the system 
performance in different scenarios. The flexible hardware 
implementation realized in this paper can be viewed as a base 
of future MIMO implementation and can be easily redeployed 
in other configurations to meet specific MIMO designs. 
 
 
ISSN: 2180 - 1843     Vol. 7     No. 2    July - December 2015
Journal of Telecommunication, Electronic and Computer Engineering
14
II. SYSTEM MODEL
In this implementation we consider a 2x2 MIMO DS-
CDMA system with Rake receiver as depicted in Figure 1. At 
the mobile user transmitter, the binary information is fed to a 
BPSK modulator, which generates constellation symbols. 
Using the Alamouti’s space-time block coding (STBC) 
scheme [13, 14], the symbols are grouped in pairs and each 
pair of symbols is transmitted simultaneously from antenna #0 
and antenna #1 as per Table 1, where T is the sampling period, 
and (*) represents the complex conjugate. This allows a single 
antenna to decode each symbol with a diversity order of two. 
The output of each branch of the STBC block is then spread 
using a direct pseudo-random sequence.  
2x2 MIMO DS-CDMA with Rake despreader 
Table 1 
Alamouti’s transmit diversity scheme 
Time TX antenna #0 TX antenna #1
       t �� ��
t + T ���∗ ��∗
The received signals during the first and second signalling 
intervals for each receiving antenna are given in Table 2, 
where L is the number of faded paths and ���� is the fading 
channel gain of the ��� path from the ��� transmitting antenna 
to the ��� receiving antenna. The receiver estimates the 
channel coefficients and uses them with the rake despreader to 
perform a coherent combination of the signals coming from 
different paths by providing a separate correlation receiver for 
each of the multipath signals [15].  
Table 2 
Space-time received signals 
Time RX antenna #0 RX antenna #1 
t = =
t + T = =
The resulting symbols at the rake despreader output are 
passed into a combiner. The combiner takes the first and the 
second symbols and outputs the following two symbols:  
                     (1) 
where ��� is the complex combined paths obtained at the 
output of the rake receiver. The estimated �̃�������̃� are then 
used in the maximum likelihood detector to decide which 
symbol is being transmitted. 
To estimate the channel a traditional pilot-assisted method 
with an all-ones sequence is used. The received signals, when 
a pilot signal is transmitted, can be expressed as: 
r0  r(t)  h0s0  h1s1  n0
r1  r(t T )  h0s1*  h1s0*  n1
(2) 
For the pilot signals �� � � �� � �� Eq.  (2) can be reduced to 
r0  h0  h1s1  n0
r1  h0  h1  n1
      (3) 
where �� and �� are complex terms that can be  expressed as 
h0  a0  jb0
h1  a1  jb1
   (4) 
Finally, the real and imaginary part of �� and �� can be 
expressed as: 
a0 
Re(r0 )Re(r1)
2
, a1 
Re(r0 )Re(r1)
2
b0 
Im(r0 ) Im(r1)
2
, b1 
Im(r0 ) Im(r1)
2
           (5) 
III. FPGA IMPLEMENTATION USING DSP BUILDER
The implementation of the transmitter using DSP builder 
blocks is shown in Figure 2. The binary data stream is 
generated using a “pattern” block with the last two pilot bits 
set to “1”s for channel estimation. The data stream enters a 
BPSK modulator and the resulting symbols are applied to the 
STBC block created using the subsystem of Figure 3.  
Implementation of the Transmitter 
The STBC block generates two binary data streams. The 
first 12 least significant bits (LSB) are the information bits and 
the last two most significant bits (MSB) are the two pilot bits 
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set to “1”s. The subsystem also uses “complex conjugate”, 
“complex addition”, and “delay” blocks to generate the 
symbols from each branch according to the Alamouti’s 
scheme described in Table 1. The two generated STBC signals 
are then spread by performing an XOR with a pseudo-noise 
spreading code (PNSC). The sampling rate of the data stream 
from the pattern is set to 2 Mega samples per second (Mbps) 
and the PNSC sequence sampling rate is set to 20 Mbps which 
results in a data rate at the spreader output of 20 Mbps. 
 
 
 
 STBC Transmitter using DSP Builder blocks 
 
In order for the system to support multiple data transmission 
rates, a PLL block is added to the model with the input 
frequency set to 80 Mbps, and the two output frequencies set 
to 2 Mbps and 20 Mbps. 
The BPSK spread spectrum signals from both branches are 
passed into a two-ray fading channel modeled using delays 
and gain multiplication as shown in Figure 4. 
 
 
 
 STBC DS-CDMA with two-ray fading channel 
 
Figure 5 shows the implementation of the receiver, which 
consists of two receive antennas and each antenna is equipped 
with two fingers rake processing. To recover the original 
signal, a block “Tsamp” is used at the output of the rake 
despreader to downsample the signal from 20 Mbps to 2Mbps. 
 
 
 Two fingers RAKE receiver implementation 
 
 
 
 STBC Combiner subsystem – Stage 1 
 
 
 
 STBC Combiner subsystem – Stage 2 
 
 
 
 Maximum Likelihood detector implementation 
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The rake receiver output from each antenna is applied to the 
STBC decoder that consists of a combiner (Figure 6 and 7) 
and a MLD (Figure 8). The first stage of the combiner (Figure 
6) uses two “delay” blocks with the clock phase selection set 
to 01 and 10 to extract 𝑟𝑟0 and 𝑟𝑟1, respectively. The second 
stage (Figure 7), uses  “complex conjugate”,  “complex 
addition”, and “multiplication” blocks to determine ?̃?𝑠0 𝑎𝑎𝑎𝑎𝑎𝑎 ?̃?𝑠1 
as per Equation 1. The combined signals are then sent to the 
maximum likelihood detector of Figure 8, which uses the 
decision rule to decide if a 1 or –1 is being received. The 
decision scheme consists of calculating the minimum 
Euclidian distance between the received signals, (𝑠𝑠0, 𝑠𝑠1) and (-
1, 1) using two branches. The output of the two decision 
branches is then connected to a MUX block to combine both 
signals into a serial data stream. Figure 9 on the other hand, 
shows the block that implements the channel estimation. At 
the input of the channel estimation block (CEB), a data stream 
of 14 samples is received. The first 12 samples represent the 
received data and the last 2 samples represent the received 
pilot. In order for the CEB to extract the last pair of samples, 
(𝑟𝑟0, 𝑟𝑟1),  which  is  generated  from  the  last  pair   of  the  
transmitted  pilot  symbols (𝑠𝑠0 = 1,  𝑠𝑠1 = 1), the received 
signal is split into two branches, each with a one bit delay 
block, to extract 𝑟𝑟0 and 𝑟𝑟1 separately. The clock phase 
selection of the delay block is set to 000100000000 for 𝑟𝑟0 and 
to 00001000000000 for 𝑟𝑟1. Since the upper branch is one bit 
period ahead of the lower branch, the algorithm requires that 
both branches be synchronized. So, another delay with one bit 
period is added to the upper branch. Once the pair (𝑟𝑟0, 𝑟𝑟1) is 
extracted, Equation 6 can be used to calculate the estimated 
channel parameters ℎ0 and ℎ1 which are then used by the STC 
decoder.  
 
 
 
 Channel estimation block 
 
To remove the two pilot bits, the subsystem called 
“bit14to12” is used as shown in Figure 10.  
 
 
 Pilot bits removal 
Since the DAC needs a 14 bits unsigned bus type, the 12 
bits signed bus type is used to build a 14 bits unsigned bus as 
shown in Figure  11. Basically, the 12-bit bus is used as the 
most significant 12 bits and the least significant 2 bits are set 
to 0. 
 
 
 14 bits bus formation 
 
To allow the co-simulation with the physical FPGA board 
implementing the design, the Hardware in the Loop (HIL) 
block is added to the Simulink model as shown in Figure 12. 
A simple JTAG interface between Simulink and the FPGA 
board links the two environments. The HIL block also makes 
available to the hardware a large Simulink library of sinks and 
sources, such as noise generator, scope, and bit error rate 
measurement. 
 
 HIL co-simulation 
 
IV. RESULTS 
 
Figure 13 shows the BER performance comparison of the 
hardware implementation and the Simulink simulation.  It is 
shown that the hardware BER, generally, fell within the 
confidence intervals of the simulated BER. The slight 
disagreement is likely due to the quantization process and the 
additional noise in the hardware systems. 
In addition to the HIL based BER performance, a Logic 
Analyzer block called “Signal Tap II” is added to the design in 
order to verify the functionality of the hardware 
implementation. After a design is downloaded to the board, 
the Logic Analyzer can be used to capture the signal by 
inserting a “signal Tap II” block at the node of interest. The 
different captured signals are shown in Figure 14. Aside from 
a few errors and a delay representing the processing latency at 
both ends of the link, the STBC encoder output, XORIN, is 
identical to the rake receiver output, XOREND, and the ST 
decoder output, BitOut, is identical to the input bit stream, 
BitIn. 
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BER performance: Hardware implementation vs simulation 
 
Signal Tap II results 
V. CONCLUSION
Using a combination of Simulink and the Altera DSP 
Builder blocks a MIMO DS-CDMA system with Rake 
receiver was successfully converted from Simulink simulation 
to fully implemented digital hardware systems. It was noted 
that the Stratix EP1S80 DSP development board from Altera 
is a powerful and suitable developing tool for such tasks. The 
BER performance measurement within hardware was 
achieved using the HIL approach.  Results show that, in 
general, the BER of the hardware implementation fell within 
the confidence intervals of the simulated BER. It was also 
shown that, based on the “Signal Tap II” Logic Analyzer, the 
captured transmitted and received signals looks highly 
correlated.
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